Reply to Notice of Non-Compliant of July 11, 2008

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended): A data processing device using pipeline control, comprising:

an instruction queue in which a plurality of instruction codes are fetched and stored;

a fetch address operation circuit [[which]] <u>that</u> calculates a fetch address, <u>the fetch address being</u> used to fetch <u>and store</u> an instruction code in the instruction queue;

a fetch circuit [[which]] <u>that</u> fetches an instruction code, <u>that is the</u> <u>instruction code being</u> read out <u>from a memory</u> based on the fetch address <u>and being</u> <u>stored</u> into the instruction queue; and

a branch information setting circuit [[which]] that decodes a branch setting instruction, wherein the branch setting instruction explicitly or implicitly specifies specifying a branch occurring address and a branch target address, wherein a branch to the branch target address occurs occurring when the fetch address is the branch occurring address after a x-th instruction from the branch setting instruction, the branch information setting circuit stores storing the branch occurring address in a branch occurring address storage register and the branch target address in a branch target address storage register, when the branch setting instruction is decoded,

wherein the fetch address operation circuit includes including a circuit [[which]] that compares one of a previous fetch address and an expected next fetch address with a value stored in the branch occurring address storage register, and then determines whether or not to output a value stored in the branch target address storage register as a next fetch address, based on the comparison result.

Appl. No. 10/601,005 Attorney Docket No. 81751.0061 Customer No.: 26021

Reply to Notice of Non-Compliant of July 11, 2008

2. (Currently Amended): A data processing device using pipeline control, comprising:

an instruction queue in which a plurality of instruction codes are fetched and stored;

a fetch address operation circuit [[which]] <u>that</u> calculates a fetch address, <u>the fetch address being</u> used to fetch <u>and store</u> an instruction code in the instruction queue;

a fetch circuit [[which]] that fetches an instruction code, that is the instruction code being read out from a memory based on the fetch address and being stored into the instruction queue; and

a branch information setting circuit [[which]] that decodes a branch setting instruction, wherein the branch setting instruction explicitly or implicitly specifies specifying a branch occurring address and a branch target address, wherein a branch to the branch target address occurs occurring when the fetch address is the branch occurring address after a x-th instruction from the branch setting instruction, the branch information setting circuit stores storing the branch occurring address in a branch occurring address storage register and the branch target address in a branch target address storage register, when the branch setting instruction is decoded,

wherein the fetch address operation circuit includes including a circuit [[which]] that compares an expected next fetch address obtained by incrementing a value in a fetch program counter by one instruction length with a value stored in the branch occurring address storage register, and then outputs a value stored in the branch target address storage register as a next fetch address when the expected next fetch address coincides with the value in the branch occurring address storage register, or outputs the expected next fetch address as a next fetch address when the expected next fetch address does not coincide with the value in the branch occurring address storage register.

Appl. No. 10/601,005 Attorney Docket No. 81751.0061 Customer No.: 26021

Reply to Notice of Non-Compliant of July 11, 2008

3. (Currently Amended): The data processing device as defined in claim 1, wherein:

the branch setting instruction <u>includes</u> <u>including</u> a loop instruction [[which]] <u>that</u> designates a loop count <u>and instructs to repeat a branch from the branch occurring</u> <u>address to the branch target address the number of times equal to the loop count;</u>

the branch information setting circuit decodes decoding the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count, and stores storing the loop count designated by the loop instruction; and

the fetch address operation circuit <u>includes</u> <u>including</u> a circuit [[which]] <u>that</u> outputs a value <u>that is</u> stored in the branch target address storage register as a next fetch address until the number of times the branch to the branch target address <u>occursrepeats</u> reaches the loop count.

4. (Currently Amended): The data processing device as defined in claim 2, wherein:

the branch setting instruction <u>includes including</u> a loop instruction [[which]] <u>that</u> designates a loop count <u>and instructs to repeat a branch from the branch occurring</u> address to the branch target address the number of times equal to the loop count;

the branch information setting circuit decodes decoding the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count, and stores storing the loop count designated by the loop instruction; and

the fetch address operation circuit <u>includes</u> <u>including</u> a circuit [[which]] <u>that</u> outputs a value <u>that is</u> stored in the branch target address storage register as a next fetch address until the number of times the branch to the branch target address occursrepeats reaches the loop count.

Appl. No. 10/601,005 Attorney Docket No. 81751.0061 Amendnet Dated August 6, 2008 Customer No.: 26021

Reply to Notice of Non-Compliant of July 11, 2008

5. (Currently Amended): The data processing device as defined in claim 1, wherein:

the branch setting instruction <u>includes</u> <u>including</u> a loop instruction [[which]] <u>that</u> designates a loop count <u>and instructs to repeat a branch from the branch occurring</u> <u>address to the branch target address the number of times equal to the loop count;</u>

the branch information setting circuit decodes decoding the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count, and stores storing the loop count designated by the loop instruction into a loop counter; and

the fetch address operation circuit includes including a circuit [[which]] that decrements a value set in the loop counter each time when a branch to the branch target address occurs, and outputs a value that is obtained by incrementing the branch occurring address by one instruction length as a next fetch address when the value of the loop counter reaches zero.

6. (Currently Amended): The data processing device as defined in claim 2, wherein:

the branch setting instruction <u>includes</u> <u>including</u> a loop instruction [[which]] <u>that</u> designates a loop count <u>and instructs to repeat a branch from the branch occurring</u> <u>address to the branch target address the number of times equal to the loop count;</u>

the branch information setting circuit decodes <u>decoding</u> the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count, and stores <u>storing</u> the loop count designated by the loop instruction into a loop counter; and

the fetch address operation circuit <u>includes</u> <u>including</u> a circuit [[which]] <u>that</u> decrements a value set in the loop counter each time when a branch to the branch target address occurs, and outputs a value <u>that is</u> obtained by incrementing the branch occurring address by one instruction length as a next fetch address when the value of the loop counter reaches zero.

 Appl. No. 10/601,005
 Attorney Docket No. 81751.0061

 Amendnet Dated August 6, 2008
 Customer No.: 26021

Reply to Notice of Non-Compliant of July 11, 2008

7. (Currently Amended): The data processing device as defined in claim 3[[,]] wherein:

the branch setting instruction includes including a loop instruction [[which]] that designates a loop count and instructs to repeat a branch from the branch occurring address to the branch target address the number of times equal to the loop count;

the branch information setting circuit decodes decoding the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count, and stores storing the loop count designated by the loop instruction into a loop counter; and

the fetch address operation circuit <u>includes</u> <u>including</u> a circuit [[which]] <u>that</u> decrements a value set in the loop counter each time when a branch to the branch target address occurs, and outputs a value <u>that is</u> obtained by incrementing the branch occurring address by one instruction length as a next fetch address when the value of the loop counter reaches zero.

8. (Currently Amended): The data processing device as defined in claim 4, wherein:

the branch setting instruction includes including a loop instruction [[which]] that designates a loop count and instructs to repeat a branch from the branch occurring address to the branch target address the number of times equal to the loop count;

the branch information setting circuit decodes <u>decoding</u> the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count, and stores <u>storing</u> the loop count designated by the loop instruction <u>into a loop counter</u>; and

the fetch address operation circuit includes including a circuit which that decrements a value set in the loop counter each time when a branch to the branch target address occurs, and outputs a value that is obtained by incrementing the branch occurring address by one instruction length as a next fetch address when the value of the loop counter reaches zero.

Appl. No. 10/601,005 Attorney Docket No. 81751.0061 Customer No.: 26021

Reply to Notice of Non-Compliant of July 11, 2008

9. (Currently Amended): The data processing device as defined in claim 3[[,]] wherein:

the loop instruction has the branch target address which is fixed relative to the loop instruction and also has having no branch target address information in an operand; and

the branch information setting circuit-includes including a circuit [[which]] that calculates the branch target address based on the address in memory where the loop instruction is stored and a [[the]] fixed value fixed relative to the loop instruction and stores the calculated value in the branch target address storage register.

10. (Currently Amended): The data processing device as defined in claim 4[[,]] wherein:

the loop instruction has the branch target address which is fixed relative to the loop instruction and also has having no branch target address information in an operand; and

the branch information setting circuit-includes including a circuit [[which]] that calculates the branch target address based on the address in memory where the loop instruction is stored and a [[the]] fixed value fixed relative to the loop instruction and stores the calculated value in the branch target address storage register.

11. (Currently Amended): The data processing device as defined in claim 5[[,]] wherein:

the loop instruction has the branch target address which is fixed relative to the loop instruction and also has having no branch target address information in an operand; and

the branch information setting circuit-includes including a circuit [[which]] that calculates the branch target address based on the address in memory where the loop instruction is stored and a [[the]] fixed value fixed relative to the loop instruction and stores the calculated value in the branch target address storage register.

Appl. No. 10/601,005 Attorney Docket No. 81751.0061
Amendnet Dated August 6, 2008 Customer No.: 26021
Reply to Notice of Non-Compliant of July 11, 2008

12. (Currently Amended): The data processing device as defined in claim 6[[,]] wherein:

the loop instruction has the branch target address which is fixed relative to the loop instruction and also has having no branch target address information in an operand; and

the branch information setting circuit includes including a circuit [[which]] that calculates the branch target address based on the address in memory where the loop instruction is stored and a [[the]] fixed value fixed relative to the loop instruction and stores the calculated value in the branch target address storage register.

- 13. (Currently Amended): Electronic equipment comprising:
 the data processing device as defined in claim 1;
 means for receiving input data; and
 means for outputting a result of <u>a process performed processing the input</u>
 data by the data processing device <u>based on the input data</u>.
- 14. (Currently Amended): Electronic equipment comprising:
 the data processing device as defined in claim 2;
 means for receiving input data; and
 means for outputting a result of <u>a process performed processing the input</u>
 data by the data processing device <u>based on the input data</u>.

Appl. No. 10/601,005 Attorney Docket No. 81751.0061
Amendnet Dated August 6, 2008 Customer No.: 26021

Reply to Notice of Non-Compliant of July 11, 2008

15. (Currently Amended): Electronic equipment comprising:
the data processing device as defined in claim 3;
means for receiving input data; and
means for outputting a result of <u>a process performed processing the input</u>
data by the data processing device <u>based on the input data</u>.

- 16. (Currently Amended): Electronic equipment comprising:
 the data processing device as defined in claim 4;
 means for receiving input data; and
 means for outputting a result of <u>a process performed processing the input</u>
 data by the data processing device <u>based on the input data</u>.
- 17. (Currently Amended): Electronic equipment comprising:
 the data processing device as defined in claim 5;
 means for receiving input data; and
 means for outputting a result of <u>a process performed processing the input</u>
 data by the data processing device <u>based on the input data</u>.
- 18. (Currently Amended): Electronic equipment comprising:
 the data processing device as defined in claim 6;
 means for receiving input data; and
 means for outputting a result of <u>a process performed processing the input</u>
 data by the data processing device <u>based on the input data</u>.